UPD6376 Pinout: Difference between revisions

From SNESdev Wiki
Jump to navigationJump to search
(Initial Page)
 
(typoes)
 
Line 1: Line 1:
Pinout of the uPD6376 Audio DAC. It takes the Digital Serial Audio data from the S-DSP (not the DSP-x coprocessor) and converts it into an Analog signal.
Pinout of the µPD6376 Audio DAC. It takes the Digital Serial Audio data from the S-DSP (not the DSP-x coprocessor) and converts it into an Analog signal.
           .----\/----.
           .----\/----.
  FSSEL -> | 01    16 | <- CLK
  FSSEL -> | 01    16 | <- CLK
Line 11: Line 11:
           ˋ----------´
           ˋ----------´


* AVCC: Analog Voltage Supply
* AVCC: Analog voltage supply
* DVCC: Digital Volateg Supply
* DVCC: Digital voltage supply
* AGND: Analog Ground
* AGND: Analog ground
* DGND: Digital Ground
* DGND: Digital ground
* LREF: Reference Volate for Left DAC
* LREF: Reference voltage for Left DAC
* RREF: Reference Volate for Right DAC
* RREF: Reference voltage for Right DAC
* DIN: Data Input
* DIN: Data input
* CLK: Serial Clock
* CLK: Bit clock
* LRCLK: Left/Right Clock
* LRCLK: Word clock
* LRSEL: Left/Right Select
* LRSEL: Stereo reverse
* FSSEL: When Low or Floating (internally pulled low), Both Channels are inout from Pin 15 (SNES Behavior). If High, Left Channel is taken from Pin 15 and Right from Pin 14.
* FSSEL: When Low or Floating (internally pulled low), DIN caries multiplexed data (as on SNES). When high, left is from DIN and right is from LRSEL


* Based on https://www.alldatasheet.com/html-pdf/6972/NEC/UPD6376/164/4/UPD6376.html
* Based on https://www.alldatasheet.com/html-pdf/6972/NEC/UPD6376/164/4/UPD6376.html

Latest revision as of 12:57, 19 February 2025

Pinout of the µPD6376 Audio DAC. It takes the Digital Serial Audio data from the S-DSP (not the DSP-x coprocessor) and converts it into an Analog signal.

         .----\/----.
FSSEL -> | 01    16 | <- CLK
 DGND -- | 02    15 | <- DIN
   NC xx | 03    14 | <- LRSEL
 DVCC -- | 04    13 | <- LRCLK
 AGND -- | 05    12 | -- AGND
 ROUT <~ | 06    11 | ~> LOUT
 AVCC -- | 07    10 | <~ LREF
 AVCC -- | 08    09 | <~ RREF
         ˋ----------´
  • AVCC: Analog voltage supply
  • DVCC: Digital voltage supply
  • AGND: Analog ground
  • DGND: Digital ground
  • LREF: Reference voltage for Left DAC
  • RREF: Reference voltage for Right DAC
  • DIN: Data input
  • CLK: Bit clock
  • LRCLK: Word clock
  • LRSEL: Stereo reverse
  • FSSEL: When Low or Floating (internally pulled low), DIN caries multiplexed data (as on SNES). When high, left is from DIN and right is from LRSEL