User contributions for Rainwarrior
From SNESdev Wiki
Jump to navigationJump to search
26 May 2022
- 00:4000:40, 26 May 2022 diff hist −4 m SNESdev Wiki →PPU: maybe just call it sprites
- 00:3500:35, 26 May 2022 diff hist −1 m Standard controller 1s consistency
- 00:3300:33, 26 May 2022 diff hist +44 SNESdev Wiki →PPU: tilemaps and tiles, color math
- 00:1900:19, 26 May 2022 diff hist +336 Mouse →Sensitivity: code doesn't need to use Y, stz makes this a little easier on SNES than NES, also note yet again the automatic read caveat
- 00:1000:10, 26 May 2022 diff hist +60 m Mouse →Automatic read: spaces instead of tabs
- 00:0800:08, 26 May 2022 diff hist +6 Mouse →Automatic read: document real reason for nop (not sure if I tested the hyperkin without the nop, but felt the routine should be equivalent to mouse.x65 timing for safety)
25 May 2022
- 23:5523:55, 25 May 2022 diff hist +18 SNESdev Wiki →PPU: redlink for OBJ sprites
- 23:5423:54, 25 May 2022 diff hist +23 SNESdev Wiki →PPU: we will need a background modes article
- 23:5123:51, 25 May 2022 diff hist +8 Mouse →Report: NES CPU cycles are equivalent to 12 SNES master cycles
- 23:4723:47, 25 May 2022 diff hist +78 Mouse →References: official manual mouse driver reference
- 23:2623:26, 25 May 2022 diff hist +916 Mouse →Report: some code for reading
- 23:0023:00, 25 May 2022 diff hist +1,475 N Standard controller standard controller
- 22:4322:43, 25 May 2022 diff hist +26 SNESdev Wiki →Peripherals: Standard controller
- 22:2422:24, 25 May 2022 diff hist +28 m Controller reading →Automatic controller reading: comment both outputs
- 22:0922:09, 25 May 2022 diff hist +149 Controller reading transfer reference citation from history comment
- 22:0222:02, 25 May 2022 diff hist +30 Controller reading →Automatic controller reading: (last ^ ~0) & down = (down ^ last) & down, saves a step
- 02:4602:46, 25 May 2022 diff hist +2 m MMIO register table/MMIO fix WRMPY links
24 May 2022
- 20:2720:27, 24 May 2022 diff hist +2 MMIO registers →WMDATA - S-WRAM data access ($2180 read/write): separate the note about WRAM-WRAM impossibility from the description of the primary function
- 20:2620:26, 24 May 2022 diff hist +94 DMA registers →BBADn - B-bus address ($43n1 read/write) (n = 0..7): describe potential B-bus targets
- 20:2220:22, 24 May 2022 diff hist +183 DMA registers →DMAPn - DMA/HDMA parameters ($43n0 read/write) (n = 0..7): put "HDMA" in the bytes column, revise description of transfer pattern slightly, describe fixed increment fill technique
- 20:0220:02, 24 May 2022 diff hist +73 PPU registers add a brief lead
- 19:5819:58, 24 May 2022 diff hist −69 Controller reading →Automatic controller reading: should probably just do the canonical thing and wait for HBVJOY, it's an extremely small optimization and an NMI that skips updating sprites is not uncommon
- 19:3619:36, 24 May 2022 diff hist +118 MMIO registers →HVBJOY - Screen and Joypad status ($4212 read): explain the bit meaning
- 19:2719:27, 24 May 2022 diff hist −46 DMA registers →DMAPn - DMA/HDMA parameters ($43n0 read/write) (n = 0..7): suggest droping the "xx", i find the visual noise difficult to parse
- 19:2319:23, 24 May 2022 diff hist +5 m MMIO register table/DMA reload flag
- 19:2219:22, 24 May 2022 diff hist +47 DMA registers →A1TnL, A1TnH, A1Bn - HDMA Table Start Address ($43n2, $43n3, $43n4 read/write) (n = 0..7): "every frame" doesn't seem correct, rather it's just the start of an active HDMA?
- 19:0719:07, 24 May 2022 diff hist −11 m DMA registers →DMAPn - DMA/HDMA parameters ($43n0 read/write) (n = 0..7): maybe I shouldn't say equivalent, parenthesize notes
- 19:0419:04, 24 May 2022 diff hist +13 m DMA registers →DMAPn - DMA/HDMA parameters ($43n0 read/write) (n = 0..7): 5 is undocumented
- 19:0419:04, 24 May 2022 diff hist −14 DMA registers →DMAPn - DMA/HDMA parameters ($43n0 read/write) (n = 0..7): pattern 7 seems to have an error, should be same as 3 according to fullsnes? (correct my error making 5 symmetrical, the length is important for HDMA)
- 18:5318:53, 24 May 2022 diff hist +14 DMA registers →DMAPn - DMA/HDMA parameters ($43n0 read/write) (n = 0..7): pattern 5 is also an undocumented duplicate
- 18:5018:50, 24 May 2022 diff hist +42 DMA registers →DMAPn - DMA/HDMA parameters ($43n0 read/write) (n = 0..7): mention 0-2 equivalence, 6-7 undocumented
- 08:1708:17, 24 May 2022 diff hist +1 m MMIO register table/DMA slash instead of comma
- 05:2405:24, 24 May 2022 diff hist +6 DMA registers cleaning up some of my muddled descriptions
- 05:1805:18, 24 May 2022 diff hist +446 DMA registers DASBn should be listed as an HDMA configuration register
- 04:1904:19, 24 May 2022 diff hist +6 m MMIO register table/DMA link to parent
- 03:5903:59, 24 May 2022 diff hist +15 MMIO register table/DMA disambiguate HDMA address registers
- 00:5600:56, 24 May 2022 diff hist +1 m DMA registers DASBn typo
23 May 2022
- 23:5423:54, 23 May 2022 diff hist 0 m MMIO register table DMA extends to 437F current
- 23:5223:52, 23 May 2022 diff hist −2 MMIO register table/DMA fix A1Bn DASBn
- 23:5223:52, 23 May 2022 diff hist 0 m DMA registers DASBn is the preferred name?
- 23:4823:48, 23 May 2022 diff hist 0 m DMA registers DASnB typo
- 23:4723:47, 23 May 2022 diff hist −21 DMA registers consolidation and intra-page links to work better with the table access
- 23:3323:33, 23 May 2022 diff hist −5 m MMIO register table/DMA fix breadcrumb link
- 23:3323:33, 23 May 2022 diff hist +1,517 MMIO register table/DMA filling out table
- 23:1323:13, 23 May 2022 diff hist −425 MMIO register table/PPU consistent formatting with MMIO register table: nowrap instead of nbsp (not sure what "normal" was for?)
- 23:0823:08, 23 May 2022 diff hist +310 DMA registers separate entries for MDMAEN/HDMAEN
- 23:0623:06, 23 May 2022 diff hist +283 MMIO register table/MMIO 420B/420C are in this range (though we can have additional extra-table entries at DMA registers too)
- 23:0023:00, 23 May 2022 diff hist 0 m MMIO registers DMA registers go all the way to F
- 22:5722:57, 23 May 2022 diff hist +205 DMA registers anchors for register definitions
- 22:5022:50, 23 May 2022 diff hist +29 MMIO register table/MMIO bread
