Register sizes in ca65: Revision history

From SNESdev Wiki
Jump to navigationJump to search

Diff selection: Mark the radio buttons of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

2 June 2022

  • curprev 04:3404:34, 2 June 2022Rainwarrior talk contribs 2,552 bytes +165 link to the docs for reference
  • curprev 04:3204:32, 2 June 2022Rainwarrior talk contribs 2,387 bytes +135 clarify that .smart does another thing
  • curprev 03:3403:34, 2 June 2022NovaSquirrel talk contribs 2,252 bytes +2,252 Created page with "When the 65c816's registers switch between being 8-bit and 16-bit, that affects how the processor expects instructions with immediate operands to be stored. For example, when the 65c816 encounters opcode <code>A9</code> (which is <code>LDA #value</code>) the current size of the accumulator determines if it will try to read one or two bytes after the opcode. This creates a problem for assemblers - they have to know whether to encode <code>LDA #1</code> as <code>A9 01</cod..."