APU register table/DSP voice: Difference between revisions
From SNESdev Wiki
Jump to navigationJump to search
(Fix unwanted newlines in the last row) |
(Fix VxSCRN -> VxSRCN typo) |
||
| (One intermediate revision by the same user not shown) | |||
| Line 13: | Line 13: | ||
</noinclude> | </noinclude> | ||
! [[S-DSP | ! [[S-DSP registers#VxVOL|VxVOLL]] | ||
! VOL (L) | ! VOL (L) | ||
! $X0 | ! $X0 | ||
| Line 20: | Line 20: | ||
| Left channel volume, signed. | | Left channel volume, signed. | ||
|- | |- | ||
! [[S-DSP | ! [[S-DSP registers#VxVOL|VxVOLR]] | ||
! VOL (R) | ! VOL (R) | ||
! $X1 | ! $X1 | ||
| Line 27: | Line 27: | ||
| Right channel volume, signed. | | Right channel volume, signed. | ||
|- | |- | ||
! [[S-DSP | ! [[S-DSP registers#VxPITCH|VxPITCHL]] | ||
! P (L) | ! P (L) | ||
! $X2 | ! $X2 | ||
| Line 34: | Line 34: | ||
| Low 8 bits of sample pitch. | | Low 8 bits of sample pitch. | ||
|- | |- | ||
! [[S-DSP | ! [[S-DSP registers#VxPITCH|VxPITCHH]] | ||
! P (H) | ! P (H) | ||
! $X3 | ! $X3 | ||
| Line 41: | Line 41: | ||
| High 6 bits of sample pitch. | | High 6 bits of sample pitch. | ||
|- | |- | ||
! [[S-DSP | ! [[S-DSP registers#VxSRCN|VxSRCN]] | ||
! | ! SRCN | ||
! $X4 | ! $X4 | ||
| style="text-align: right" | <tt style="white-space: nowrap">SSSS SSSS</tt> | | style="text-align: right" | <tt style="white-space: nowrap">SSSS SSSS</tt> | ||
| Line 48: | Line 48: | ||
| Selects a sample source entry from the directory (see DIR below). | | Selects a sample source entry from the directory (see DIR below). | ||
|- | |- | ||
! [[S-DSP | ! [[S-DSP registers#VxADSR|VxADSR1]] | ||
! ADSR (1) | ! ADSR (1) | ||
! $X5 | ! $X5 | ||
| Line 55: | Line 55: | ||
| ADSR enable (E), decay rate (D), attack rate (A). | | ADSR enable (E), decay rate (D), attack rate (A). | ||
|- | |- | ||
! [[S-DSP | ! [[S-DSP registers#VxADSR|VxADSR2]] | ||
! ADSR (2) | ! ADSR (2) | ||
! $X6 | ! $X6 | ||
| Line 62: | Line 62: | ||
| Sustain level (S), sustain rate (R). | | Sustain level (S), sustain rate (R). | ||
|- | |- | ||
! [[S-DSP | ! [[S-DSP registers#VxGAIN|VxGAIN]] | ||
! GAIN | ! GAIN | ||
! $X7 | ! $X7 | ||
| Line 69: | Line 69: | ||
| Mode (M), value (V). | | Mode (M), value (V). | ||
|- | |- | ||
! [[S-DSP | ! [[S-DSP registers#VxENVX|VxENVX]] | ||
! ENVX | ! ENVX | ||
! $X8 | ! $X8 | ||
| Line 76: | Line 76: | ||
| Reads current 7-bit value of ADSR/GAIN envelope. | | Reads current 7-bit value of ADSR/GAIN envelope. | ||
|- | |- | ||
! [[S-DSP | ! [[S-DSP registers#VxOUTX|VxOUTX]] | ||
! OUTX | ! OUTX | ||
! $X9 | ! $X9 | ||
Latest revision as of 13:02, 4 November 2024
See: APU register table
This table lists the 2 common names for the S-DSP voice registers.
| Name | Address | Bits | Type | Notes | |
|---|---|---|---|---|---|
| VxVOLL | VOL (L) | $X0 | SVVV VVVV | RW | Left channel volume, signed. |
| VxVOLR | VOL (R) | $X1 | SVVV VVVV | RW | Right channel volume, signed. |
| VxPITCHL | P (L) | $X2 | LLLL LLLL | RW | Low 8 bits of sample pitch. |
| VxPITCHH | P (H) | $X3 | --HH HHHH | RW | High 6 bits of sample pitch. |
| VxSRCN | SRCN | $X4 | SSSS SSSS | RW | Selects a sample source entry from the directory (see DIR below). |
| VxADSR1 | ADSR (1) | $X5 | EDDD AAAA | RW | ADSR enable (E), decay rate (D), attack rate (A). |
| VxADSR2 | ADSR (2) | $X6 | SSSR RRRR | RW | Sustain level (S), sustain rate (R). |
| VxGAIN | GAIN | $X7 | 0VVV VVVV 1MMV VVVV |
RW | Mode (M), value (V). |
| VxENVX | ENVX | $X8 | 0VVV VVVV | R | Reads current 7-bit value of ADSR/GAIN envelope. |
| VxOUTX | OUTX | $X9 | SVVV VVVV | R | Reads signed 8-bit value of current sample wave multiplied by ENVX, before applying VOL. |
