APU pinout
From SNESdev Wiki
Jump to navigationJump to search
S-SMP
Pinout
^
/ \
/ \
/ \
SMP A4 <- / 1 64 \ -> SMP A5
SMP A3 <- / 2 63 \ -> SMP A6
SMP A2 <- / 3 . 62 \ -> SMP A7
SMP A1 <- / 4 61 \ -> SMP A8
SMP A0 <- / 5 60 \ -> SMP A9
SMP D7 <> / 6 59 \ -> SMP A10
SMP D6 <> / 7 58 \ -- GND
SMP D5 <> / 8 57 \ -- +5V
SMP D4 <> / 9 56 \ -> SMP A11
SMP D3 <> / 10 55 \ -> SMP A12
SMP D2 <> / 11 54 \ -> SMP A13
SMP D1 <> / 12 53 \ -> SMP A14
SMP D0 <> / 13 52 \ -> SMP A15
PD3 -> / 14 \
SMP BUSREQ <- / 15 O /
SMP CLK -> / 16 51 / <- PA7 (/CS)
/P5RD <- / 17 Nintendo S-SMP 50 / <- PA6 (CS)
P57 <> / 18 49 / <- PA0
P56 <> / 19 48 / <- PA1
/ O 47 / <- /PWR
\ 46 / <- /PRD
P55 <> \ 20 45 / <> CPU D0
P54 <> \ 21 44 / <> CPU D1
P53 <> \ 22 43 / <> CPU D2
P52 <> \ 23 42 / <> CPU D3
P51 <> \ 24 41 / <> CPU D4
P50 <> \ 25 40 / <> CPU D5 Orientation:
GND -- \ 26 39 / <> CPU D6 --------------------
P47 <> \ 27 38 / <> CPU D7 51 33
P46 <> \ 28 37 / <- /RESET | |
P45 <> \ 29 36 / <- T0 .-----------.
P44 <> \ 30 35 / <- T1 52-|O Nintendo |-32
P43 <> \ 31 34 / <> P40 | S-SMP |
P42 <> \ 32 33 / <> P41 64-|. O|-20
\ / .-----------'
\ / | |
\ / 01 19
V
Legend:
----------------------------
--[S-SMP]-- Power, n/a
->[S-SMP]<- S-SMP input
<-[S-SMP]-> S-SMP output
<>[S-SMP]<> Bidirectional
S-DSP
Pinout
^
/ \
/ \
/ \
<- / 1 80 \ ->
BUS ARBITER CLK <- / 2 79 \ ->
BUS ARBITER STATUS1 <- / 3 . 78 \ ->
BUS ARBITER STATUS2 <- / 4 O 77 \ ->
BUS ARBITER STATUS3 <- / 5 76 \ <- SMP A15
DSP RAM D2 <> / 6 75 \ <- SMP A14
DSP RAM D1 <> / 7 74 \ <- SMP A13
DSP RAM D0 <> / 8 73 \ -- +5V
DSP RAM A0 <- / 9 72 \ <- SMP A12
DSP RAM A1 <- / 10 71 \ <- SMP A11
DSP RAM A2 <- / 11 70 \ <- SMP A10
GND -- / 12 69 \ <- SMP A9
DSP RAM A3 <- / 13 68 \ <- SMP A8
DSP RAM A4 <- / 14 67 \ <- SMP A7
DSP RAM A5 <- / 15 66 \ <- SMP A6
DSP RAM A6 <- / 16 65 \ <- SMP A5
DSP RAM A7 <- / 17 \
DSP RAM A12 <- / 18 /
DSP RAM A14 <- / 19 64 / <- SMP A4
DSP RAM A15 <- / 20 63 / <- SMP A3
DIP ?? / 21 Nintendo S-DSP 62 / <- SMP A2
DSP RAM D3 <> / 22 61 / <- SMP A1
DSP RAM D4 <> / 23 60 / <- SMP A0
DSP RAM D5 <> / 24 59 / <- SMP D7
/ 58 / <- SMP D6
\ 57 / <- SMP D5
DSP RAM D6 <> \ 25 56 / <- SMP D4
DSP RAM D7 <> \ 26 55 / <- SMP D3
DSP RAM /CE1 <- \ 27 54 / <- SMP D2
DSP RAM /CE0 <- \ 28 53 / <- SMP D1
DSP RAM A10 <- \ 29 52 / -- GND
DSP RAM /OE <- \ 30 51 / <- SMP D0
DSP RAM A11 <- \ 31 50 / -> PD3
DSP RAM A9 <- \ 32 49 / <- SMP BUSREQ
+5V -- \ 33 48 / -> SMP CLK Orientation:
DSP RAM A8 <- \ 34 47 / <- /RESET --------------------
DSP RAM A13 <- \ 35 46 / <- CRYSTAL IN 64 41
DSP RAM /WE <- \ 36 O 45 / -> CRYSTAL OUT | |
TF -> \ 37 44 / -> DAC DATA .-----------.
TK -> \ 38 43 / -> DAC LEFT/RIGHT CLK 65-| Nintendo O|-40
/MUTE <- \ 39 42 / -> DAC BIT CLK | S-DSP |
<- \ 40 41 / -> CIC CLK 80-|.O |-25
\ / .-----------'
\ / | |
\ / 01 24
V
Legend:
----------------------------
--[S-DSP]-- Power, n/a
->[S-DSP]<- S-DSP input
<-[S-DSP]-> S-DSP output
<>[S-DSP]<> Bidirectional
??[S-DSP]?? Unknown
Note: The mold ejection pins are near pins 32/33 and pins 72/73 on some chips.
Signal descriptions
- CIC CLK: 3.072 MHz clock, used for the CIC on some consoles.
- CRYSTAL IN: 24.567 MHz clock. In practice, this clock varies by console and temperature and has been observed in the range 24.584218 MHz to 24.667392 MHz.[1] An American Tail: Fievel Goes West does not work properly with the advertised 24.567 MHz clock.
References
- ↑ plgDavid spreadsheet: Real world S-DSP clock rates
